

<b>Chapter 1 : Introduction to VLSI</b>		<b>1-1 to 1-6</b>	2.5.4	Measurement of Parameters .....	2-14
<b>1.1</b>	<b>Historical Perspective .....</b>	<b>1-1</b>	<b>2.6</b>	<b>Channel Length Modulation.....</b>	<b>2-16</b>
1.1.1	Comparison of NMOS and CMOS Technology .....	1-3	<b>2.7</b>	<b>Body Bias Effect .....</b>	<b>2-17</b>
<b>1.2</b>	<b>Abstraction Levels in Digital Circuits ...</b>	<b>1-3</b>	<b>2.8</b>	<b>Scaling and Small Geometry Effect .....</b>	<b>2-19</b>
<b>1.3</b>	<b>Concepts of Regularity, Modularity and Locality.....</b>	<b>1-4</b>	2.8.1	Full Scaling (Constant Field Scaling) .....	2-19
<b>1.4</b>	<b>VLSI Design Flow - Y- Chart Representation .....</b>	<b>1-4</b>	2.8.2	Constant Voltage Scaling.....	2-20
<b>Chapter 2 : Review of MOSFET Operation and Fabrication</b>		<b>2-1 to 2-85</b>	2.8.3	Limitations of Scaling.....	2-21
<b>2.1</b>	<b>Basic MOSFET Structure.....</b>	<b>2-1</b>	<b>2.9</b>	<b>Short Channel Effects.....</b>	<b>2-21</b>
2.1.1	Enhancement Type MOSFET .....	2-1	2.9.1	Sub-threshold Conduction .....	2-23
2.1.1.1	nMOS Transistor .....	2-1	<b>2.10</b>	<b>Drain Induced Barrier Lowering and Punch Through .....</b>	<b>2-23</b>
2.1.1.2	pMOS Transistor .....	2-2	<b>2.11</b>	<b>Velocity Saturation .....</b>	<b>2-24</b>
2.1.1.3	Advantages of nMOSFET over pMOSFET.....	2-3	<b>2.12</b>	<b>Hot Electron Effect.....</b>	<b>2-24</b>
2.1.2	Depletion Type MOSFET.....	2-3	2.12.1	Prevention Techniques.....	2-25
2.1.2.1	n-Channel Depletion Type MOSFET .....	2-3	<b>2.13</b>	<b>FET Capacitances .....</b>	<b>2-25</b>
2.1.2.2	p-Channel Depletion Type MOSFET .....	2-4	<b>2.14</b>	<b>Solved Problems.....</b>	<b>2-28</b>
<b>2.2</b>	<b>MOSFET Operation .....</b>	<b>2-4</b>	<b>2.15</b>	<b>Latch Up.....</b>	<b>2-30</b>
<b>2.3</b>	<b>n-Channel Depletion Type MOSFET Operation .....</b>	<b>2-7</b>	<b>2.16</b>	<b>MOSFET Modeling Using SPICE .....</b>	<b>2-31</b>
<b>2.4</b>	<b>p-Channel Depletion Type MOSFET Operation .....</b>	<b>2-8</b>	<b>2.17</b>	<b>Fabrication Processes .....</b>	<b>2-33</b>
<b>2.5</b>	<b>Derivation of V-I Relationship for Enhancement Type n-MOSFET .....</b>	<b>2-9</b>	2.17.1	Oxidation.....	2-33
2.5.1	Non Saturated Region .....	2-9	2.17.2	Diffusion.....	2-33
2.5.1.1	Saturated Region .....	2-10	2.17.3	Ion Implantation.....	2-33
2.5.2	Channel Length Modulation .....	2-12	2.17.4	Epitaxy .....	2-34
2.5.3	Body Bias Effect .....	2-13	2.17.5	Metallization.....	2-34
			<b>2.18</b>	<b>Lithography.....</b>	<b>2-35</b>
			2.18.1	Photoresist.....	2-35
			<b>2.19</b>	<b>Mask Generation .....</b>	<b>2-36</b>
			<b>2.20</b>	<b>Process to Pattern SiO2 .....</b>	<b>2-38</b>
			<b>2.21</b>	<b>NMOS Transistor Fabrication .....</b>	<b>2-38</b>
			<b>2.22</b>	<b>PMOS Transistor Fabrication .....</b>	<b>2-41</b>
			<b>2.23</b>	<b>LOCOS Technique.....</b>	<b>2-44</b>
			<b>2.24</b>	<b>Complementary MOS (CMOS).....</b>	<b>2-45</b>

**2.25 CMOS n-well Process.....2-46**

**2.26 CMOS p-well Process.....2-50**

**2.27 Twin Tub Process.....2-52**

**2.28 Device Isolation .....2-57**

**2.29 Layout Introduction .....2-58**

**2.30 Stick Diagram .....2-58**

2.30.1 nMOS Circuit Stick Diagram.....2-59

2.30.2 CMOS Stick Diagram .....2-59

**2.31 Design Rules .....2-61**

2.31.1 Need of Design Rules.....2-62

2.31.1.1 Micron Rule.....2-62

2.31.1.2 Lambda Rule.....2-62

**2.32 CMOS Design Rules.....2-63**

**2.33 CMOS Inverter Layout .....2-65**

**2.34 CMOS NAND and NOR Gate Layout.....2-67**

**2.35 nMOS Design Rules.....2-69**

2.35.1 Interlayer Contacts .....2-72

2.35.1.1 Butting Contact.....2-72

2.35.1.2 Burried Contact.....2-73

**2.36 nMOS Depletion Load Inverter.....2-73**

**2.37 nMOS 2-input NAND Gate .....2-75**

**2.38 Use of CAD Tools for Layout and Simulation .....2-75**

**2.39 GaAs Technology .....2-76**

2.39.1 MESFET Device.....2-76

2.39.2 Modulation Doped Field Effect Transistor (MODFET).....2-77

2.39.3 Optoelectronic Devices .....2-78

2.39.3.1 Light Emitting Diode (LED).....2-78

**2.40 Multigate Devices.....2-80**

**2.41 Carbon Nano-Tube FET .....2-83**

---

**Chapter 3 : Combinational CMOS Logic Circuit 3-1 to 3-36**

---

**3.1 MOSFET as a Switch..... 3-1**

**3.2 MOS Inverters and Voltage Transfer Characteristics ..... 3-3**

3.2.1 Noise Margin .....3-3

3.2.2 Resistive Load Inverter.....3-4

3.2.3 Depletion Load Inverter (HMOS - High Performance MOS).....3-6

3.2.4 Pseudo - nMOS Logic .....3-8

3.2.5 CMOS Inverter .....3-9

3.2.6 Comparison between Various forms of Inverters .....3-9

**3.3 DC Characteristics of the CMOS Inverter..... 3-9**

**3.4 CMOS Inverter Switching Characteristics .....3-14**

**3.5 Combinational Logic Design using Static CMOS Technique .....3-18**

3.5.1 NAND Gate .....3-18

3.5.2 NOR Gate.....3-19

3.5.3 Complex CMOS Logic circuits.....3-19

3.5.4 Static CMOS Design.....3-20

**3.6 FET Sizing.....3-22**

3.6.1 2-Input NOR Gate .....3-23

**3.7 Solved Problems.....3-24**

---

**Chapter 4 : MOS Design Styles 4-1 to 4-37**

---

**4.1 Pass Transistor Logic..... 4-1**

**4.2 Pseudo - n-MOS..... 4-7**

**4.3 Static CMOS Design ..... 4-7**

**4.4 Dynamic Logic Circuits..... 4-8**

**4.5 Dynamic Logic Circuit Structure..... 4-8**

<p>4.5.1 Comparison of Pseudo NMOS, Dynamic Static CMOS Logic..... 4-12</p> <p><b>4.6 Race Problem .....4-12</b></p> <p><b>4.7 Domino Logic.....4-14</b></p> <p>4.7.1 NORA Logic (No Race) Zipper Logic..... 4-15</p> <p><b>4.8 MODL (Multiple Output Domino Logic) .....4-17</b></p> <p><b>4.9 Clocked CMOS (C2 MOS) .....4-17</b></p> <p><b>4.10 Solved Problems.....4-18</b></p> <p><b>4.11 Sequential Circuits .....4-25</b></p> <p><b>4.12 Latches and Flip flops.....4-25</b></p> <p>4.12.1 SR Latch ..... 4-26</p> <p>4.12.2 Clocked SR-Latch..... 4-27</p> <p>4.12.3 Clocked JK-Latch..... 4-27</p> <p>4.12.4 D-Latch..... 4-28</p> <p>4.12.5 D-Latch with Enable Input..... 4-28</p> <p><b>4.13 Static CMOS D-Latch .....4-28</b></p> <p>4.13.1 Pseudo Static CMOS D-Latch ..... 4-29</p> <p>4.13.2 D and JK Latch using CMOS Transmission Gate ..... 4-30</p> <p><b>4.14 Static CMOS D-Flip-Flop .....4-30</b></p> <p>4.14.1 Pseudo Static D-Flip Flop..... 4-31</p> <p><b>4.15 T- Flip-Flop .....4-32</b></p> <p><b>4.16 Dynamic Sequential Circuits.....4-33</b></p> <p>4.16.1 Dynamic Flip-Flop (1 - Bit Shift Register)..... 4-34</p> <p><b>4.17 D-Flip Flop using C2MOS Logic.....4-35</b></p> <p><b>4.18 Simple Shift Register.....4-36</b></p> <hr/> <p><b>Chapter 5 : Semiconductor Memorie 5-1 to 5-24</b></p> <p><b>5.1 Introduction..... 5-1</b></p> <p><b>5.2 Random Access Memory (RAM)..... 5-3</b></p> <p><b>5.3 Static RAM..... 5-3</b></p>	<p>5.3.1 Structure of RAM.....5-3</p> <p>5.3.2 SRAM Read and Transistor Sizing..... 5-5</p> <p>5.3.3 SRAM Write and Transistor Sizing ..... 5-6</p> <p>5.3.4 SRAM Write Circuitry .....5-7</p> <p><b>5.4 Sense Amplifier..... 5-8</b></p> <p><b>5.5 SRAM Memory Cell with Resistive Load ..... 5-9</b></p> <p><b>5.6 Dynamic Memory .....5-10</b></p> <p><b>5.7 Three-Transistor DRAM Cell.....5-11</b></p> <p><b>5.8 Read Only Memories (ROM).....5-12</b></p> <p><b>5.9 Mask Programmable ROM .....5-13</b></p> <p><b>5.10 NOR based ROM Array.....5-13</b></p> <p><b>5.11 Design of Row and Column Decoders for NOR-based ROM.....5-15</b></p> <p><b>5.12 NAND based ROM .....5-17</b></p> <p><b>5.13 Row Decoder for a NAND based ROM.....5-18</b></p> <p><b>5.14 EPROM (Erasable Programmable Read Only Memory) .....5-18</b></p> <p><b>5.15 EEPROM (Electrically Erasable Programmable Read Only Memory) ...5-20</b></p> <p><b>5.16 Flash Memory.....5-22</b></p> <hr/> <p><b>Chapter 6 : Data Path Design and System Design Issues 6-1 to 6-48</b></p> <p><b>6.1 Binary Adder ..... 6-1</b></p> <p><b>6.2 Half Adder..... 6-1</b></p> <p><b>6.3 1-bit Full Adder..... 6-2</b></p> <p><b>6.4 Ripple Carry Adder..... 6-8</b></p> <p><b>6.5 Carry Look Ahead Adder .....6-10</b></p> <p><b>6.6 Carry Skip Adder .....6-15</b></p> <p><b>6.7 Carry Select Adder .....6-18</b></p> <p><b>6.8 Carry Save Adder .....6-18</b></p>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

<p><b>6.9 Multiplier.....6-20</b></p> <p><b>6.10 Barrel Shifter.....6-21</b></p> <p><b>6.11 Timing Classification of Digital Systems.....6-22</b></p> <p><b>6.12 Synchronous Timing Basics .....6-22</b></p> <p>6.12.1 Clock Skew.....6-22</p> <p>6.12.2 Clock Jitter .....6-24</p> <p>6.12.3 Combined Estimation of Clock Skew and Jitter.....6-25</p> <p><b>6.13 On Chip Clock Generation and Distribution.....6-26</b></p> <p>6.13.1 Primary Clock Generation.....6-26</p> <p><b>6.14 Clock Generators.....6-27</b></p> <p><b>6.15 Clock Distribution.....6-28</b></p> <p><b>6.16 Clock Stabilization .....6-29</b></p> <p>6.16.1 Phase Locked Loop (PLL) .....6-29</p> <p><b>6.17 Low Power CMOS Circuit.....6-30</b></p> <p><b>6.18 Input and Output Circuits .....6-33</b></p> <p><b>6.19 Interconnect Parameters .....6-34</b></p>	<p>6.19.1 Resistance.....6-35</p> <p>6.19.2 Capacitance.....6-36</p> <p><b>6.20 Modeling Wires.....6-38</b></p> <p>6.20.1 Ideal Wire Model .....6-38</p> <p>6.20.2 Lumped Model.....6-38</p> <p>6.20.3 Lumped RC Model.....6-38</p> <p>6.20.4 Distributed RC Line .....6-43</p> <p>6.20.5 Interconnect Scaling .....6-44</p> <p><b>6.21 Charge Sharing.....6-45</b></p> <p><b>6.22 Crosstalk .....6-47</b></p> <hr/> <p><b>Chapter 7 : RTL Design 7-1 to 7-6</b></p> <hr/> <p><b>7.1 Introduction.....7-1</b></p> <p>7.1.1 High Level State Machines (HLSM) .....7-1</p> <p><b>7.2 RTL Design Process.....7-1</b></p> <p><b>7.3 RTL Design of Soda Dispenser Machine .....7-1</b></p> <p><b>7.4 FIR Filter Design.....7-5</b></p>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------